咨询与建议

限定检索结果

文献类型

  • 2 篇 期刊文献

馆藏范围

  • 2 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 2 篇 工学
    • 1 篇 计算机科学与技术...
  • 1 篇 管理学
    • 1 篇 管理科学与工程(可...

主题

  • 2 篇 multicore system
  • 1 篇 cache controller
  • 1 篇 workload perform...
  • 1 篇 content addressa...
  • 1 篇 power dissipatio...
  • 1 篇 shared cache
  • 1 篇 dual port cam
  • 1 篇 set-associative ...

机构

  • 1 篇 department of co...
  • 1 篇 school of electr...
  • 1 篇 department of co...
  • 1 篇 hunan provincial...
  • 1 篇 computer systems...

作者

  • 1 篇 kaan uyar
  • 1 篇 dingyu yang
  • 1 篇 chentao wu
  • 1 篇 allam abumwais
  • 1 篇 mujahed eleyat
  • 1 篇 minyi guo
  • 1 篇 jingyu zhang
  • 1 篇 xiaodong meng
  • 1 篇 adil amirjanov
  • 1 篇 liting xu
  • 1 篇 yuanyi chen

语言

  • 2 篇 英文
检索条件"主题词=multicore system"
2 条 记 录,以下是1-10 订阅
排序:
HSCS:a hybrid shared cache scheduling scheme for multiprogrammed workloads
收藏 引用
Frontiers of Computer Science 2018年 第6期12卷 1090-1104页
作者: Jingyu ZHANG Chentao WU Dingyu YANG Yuanyi CHEN Xiaodong MENG Liting XU Minyi GUO Department of Computer Science and Engineering Shanghai Jiao Tong UniversityShanghai 200240China Hunan Provincial Key Laboratory of Intelligent Processing of Big Data on Transportation School of Computer and Communication EngineeringChangsha University of Science and TechnologyChangsha 410004China School of Electronics and Information Shanghai Dianji UniversityShanghai 200240China
The traditional dynamic random-access memory (DRAM) storage medium can be integrated on chips via modern emerging 3D-stacking technology to architect a DRAM shared cache in multicore systems. Compared with static rand... 详细信息
来源: 维普期刊数据库 维普期刊数据库 评论
Dual-Port Content Addressable Memory for Cache Memory Applications
收藏 引用
Computers, Materials & Continua 2022年 第3期70卷 4583-4597页
作者: Allam Abumwais Adil Amirjanov Kaan Uyar Mujahed Eleyat Department of Computer Engineering Near East UniversityNicosiaN.Cyprus via Mersin-10Turkey Computer systems Engineering Arab American UniversityJenin240Palestine
multicore systems oftentimes use multiple levels of cache to bridge the gap between processor and memory *** paper presents a new design of a dedicated pipeline cache memory for multicore processors called dual port c... 详细信息
来源: 维普期刊数据库 维普期刊数据库 评论