咨询与建议

限定检索结果

文献类型

  • 2 篇 期刊文献
  • 1 篇 会议

馆藏范围

  • 3 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 3 篇 工学
    • 2 篇 计算机科学与技术...
    • 2 篇 软件工程
    • 1 篇 仪器科学与技术
    • 1 篇 控制科学与工程
  • 1 篇 艺术学
    • 1 篇 设计学(可授艺术学...

主题

  • 3 篇 binary translati...
  • 1 篇 virtual intermed...
  • 1 篇 ia-64
  • 1 篇 arm
  • 1 篇 semantic specifi...
  • 1 篇 dynamic binary t...
  • 1 篇 qemu (quickemula...
  • 1 篇 floating-point i...
  • 1 篇 hot path,mc211vm
  • 1 篇 multi-threaded p...

机构

  • 1 篇 the department o...
  • 1 篇 shanghai key lab...

作者

  • 1 篇 管海兵
  • 1 篇 杨吟冬
  • 1 篇 jiunn-yeu chen
  • 1 篇 chia-lun liu
  • 1 篇 wei-chung hsu
  • 1 篇 wuu yang
  • 1 篇 zhang xuemeng zh...

语言

  • 3 篇 英文
检索条件"主题词=binary translation"
3 条 记 录,以下是1-10 订阅
排序:
An efficient adapting virtual intermediate instruction set towards optimized dynamic binary translator (DBT) system
收藏 引用
Journal of Central South University 2012年 第11期19卷 3118-3128页
作者: 杨吟冬 管海兵 Shanghai Key Laboratory of Scalable Computing and Systems(Shanghai Jiao Tong University)
A new efficient adapting virtual intermediate instruction set,V-IIS,is designed and implemented towards the optimized dynamic binary translator (DBT) *** the help of this powerful but previously little-studied compone... 详细信息
来源: 维普期刊数据库 维普期刊数据库 同方期刊数据库 同方期刊数据库 评论
Dynamically Translating binary Code for Multi-Threaded Programs Using Shared Code Cache
收藏 引用
Journal of Electronic Science and Technology 2014年 第4期12卷 434-438页
作者: Chia-Lun Liu Jiunn-Yeu Chen Wuu Yang Wei-Chung Hsu the Department of Computer Science National Chiao-Tung University
mc211vm is a process-level ARM-to-x86 binary translator developed in our lab in the past several years. Currently, it is able to emulate singlethreaded programs. We extend mc211vm to emulate multi-threaded programs. O... 详细信息
来源: 维普期刊数据库 维普期刊数据库 同方期刊数据库 同方期刊数据库 评论
Semantic Specification Of IA-64 Floating-point Instructions
Semantic Specification Of IA-64 Floating-point Instructions
收藏 引用
全国首届数字(虚拟)科技馆技术与应用学术研讨会
作者: Zhang Xuemeng Zhao Rongcai Pang Jianmin National Digital Switching System Engineering & Technological R&D Center ZhengZhou HeNan 450002 China
The IA-64 floating-point architecture provides performance enhancing features. However,the new features of IA-64 floating-point instructions make it difficult to map the semantics of machine instructions to higher-lev... 详细信息
来源: cnki会议 评论