检索结果-南通市图书馆

A 5.12-GHz LC-based phase-locked loop for silicon pixel readouts of high-energy physics

Nuclear Science and Techniques 2022年第7期33卷 49-59页

作者： Xiao-Ting Li Wei Wei Ying Zhang Xiong-Bo Yan Xiao-Shan Jiang Ping Yang State Key Laboratory of Particle Detection and Electronics Experimental Physics DepartmentInstitute of High Energy PhysicsChinese Academy of Sciences19B Yuquan RoadBeijing100049China School of Physical Sciences University of Chinese Academy of Sciences19A Yuquan RoadBeijing100049China PLAC Key Laboratory of Quark and Lepton Physics(MOE)Central China Normal University152 Luoyu RoadWuhan430079China

There is an urgent need for high-quality and high-frequency clock generators for high-energy physics *** transmission data rate exceeds 10 Gbps for a single channel in future readout electronics of silicon pixel ***,such as time measurement detectors,require a high time resolution based on the time-to-digital readout architecture.A phase-locked loop(PLL)is an essential and broadly used circuit in these *** study presents an application-specific integrated circuit of a low-jitter,low-power LC-tank that is PLL fabricated using 55-nm CMOS *** includes a 3rd-order frequency synthesis loop with a programmable bandwidth,a divide-by-2 pre-scaler,standard low-voltage differential signaling interfaces,and a current mode logic(CML)driver for clock *** the d-flip-flop dividers and phase-frequency detectors are protected from single-event upsets using the triple modular redundancy *** proposed VCO uses low-pass filters to suppress the noise from bias *** tested LC-PLL covers a frequency locking range between 4.74 GHz and 5.92 GHz with two *** jitter measurements of the frequency-halved clock(2.56 GHz)are less than 460 fs and 0.8 ps for the random and deterministic jitters,respectively,and a total of 7.5 ps peak-to-peak with a bit error rate of 10^(-12).The random and total jitter values for frequencies of 426 MHz and 20 MHz are less than 1.8 ps and 65 ps,*** LC-PLL consumed 27 mW for the core and 73.8 mW in *** measured results nearly coincided with the simulations and validated the analyses and tests.

关键词： LC phase-locked loop Analog electronic circuits Front-end electronics for detector readout high-energy physics experiments

来源：

维普期刊数据库

同方期刊数据库评论

在线全文

学校读者我要写书评

暂无评论

欢迎您,

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

在线全文

请选择保存的检索档案：

请选择收藏分类：

通借通还

欢迎您,

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

在线全文

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：