咨询与建议

限定检索结果

文献类型

  • 1 篇 期刊文献

馆藏范围

  • 1 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 电子科学与技术(可...

主题

  • 1 篇 nikhilam sutra
  • 1 篇 bit reduction
  • 1 篇 karatsuba
  • 1 篇 remainder
  • 1 篇 multipliers

机构

  • 1 篇 department of ee...
  • 1 篇 department of in...

作者

  • 1 篇 c. palanisamy
  • 1 篇 s. k. manikandan

语言

  • 1 篇 英文
检索条件"主题词=Bit Reduction"
1 条 记 录,以下是1-10 订阅
排序:
Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics with bit reduction Technique
收藏 引用
Circuits and Systems 2016年 第9期7卷 2593-2602页
作者: S. K. Manikandan C. Palanisamy Department of EEE Velalar College of Engineering and Technology Erode India Department of Information Technology Bannari Amman Institute of Technology Sathyamangalam India
Vedic mathematics is the system of mathematics followed in ancient Indian and it is applied in various mathematical branches. The word “Vedic” represents the storehouse of all knowledge. Because using Vedic Mathemat... 详细信息
来源: 维普期刊数据库 维普期刊数据库 评论