咨询与建议

限定检索结果

文献类型

  • 1 篇 期刊文献

馆藏范围

  • 1 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1 篇 工学
    • 1 篇 电子科学与技术(可...

主题

  • 1 篇 router
  • 1 篇 wireless link
  • 1 篇 power consumptio...
  • 1 篇 network on chip
  • 1 篇 average packet l...
  • 1 篇 processing eleme...

机构

  • 1 篇 department of el...
  • 1 篇 department of co...

作者

  • 1 篇 m. deivakani
  • 1 篇 d. shanthi

语言

  • 1 篇 英文
检索条件"主题词=Average Packet Latency"
1 条 记 录,以下是1-10 订阅
排序:
Design of Efficient Router with Low Power and Low latency for Network on Chip
收藏 引用
Circuits and Systems 2016年 第4期7卷 339-349页
作者: M. Deivakani D. Shanthi Department of Electronics and Communication Engineering PSNA College of Engineering and Technology Dindigul India Department of Computer Science Engineering PSNA College of Engineering and Technology Dindigul India
The NoC consists of processing element (PE), network interface (NI) and router. This paper proposes a hybrid scheme for Netwok of Chip (NoC), which aims at obtaining low latency and low power consumption by concerning... 详细信息
来源: 维普期刊数据库 维普期刊数据库 评论