咨询与建议

看过本文的还看了

相关文献

该作者的其他文献

文献详情 >Low complexity NB-LDPC decoder... 收藏

Low complexity NB-LDPC decoder based on shared comparator architecture for ECN/EVN

Low complexity NB-LDPC decoder based on shared comparator architecture for ECN/EVN

作     者:Sun Shulong Liu Lei Lin Min 

作者机构:Shanghai Institute of Microsystem and Information Technology Chinese Academy of Sciences Shanghai 200050 China University of Chinese Academy of Sciences Beijing 100049 China 

出 版 物:《The Journal of China Universities of Posts and Telecommunications》 (中国邮电高校学报(英文版))

年 卷 期:2018年第25卷第3期

页      面:65-70页

核心收录:

学科分类:07[理学] 08[工学] 070104[理学-应用数学] 081101[工学-控制理论与控制工程] 0701[理学-数学] 0811[工学-控制科学与工程] 

基  金:supported by the Foundation of the Chinese Academy of Sciences (KGFZD-135-16-015) 

主  题:extended min-sum algorithm non-binary LDPC decoder shared comparator architecture 

摘      要:Non-binary low density parity check (NB-LDPC) codes are considered as preferred candidate in conditions where short/medium codeword length codes and better performance at low signal to noise ratios (SNR) are required. They have better burst error correcting performance, especially with high order Galois fields (GF). A shared comparator (SCOMP) architecture for elementary of check node (ECN)/elementary of variable node (EVN) to reduce decoder complexity is introduced because high complexity of check node (CN) and variable node (VN) prevent NB-LDPC decoder from widely applications. The decoder over GF(16) is based on the extended rain-sum (EMS) algorithm. The decoder matrix is an irregular structure as it can provide better performance than regular ones. In order to provide higher throughput and increase the parallel processing efficiency, the clock which is 8 times of the system frequency is adopted in this paper to drive the CN/VN modules. The decoder complexity can be reduced by 28% from traditional decoder when SCOMP architecture is introduced. The result of synthesis software shows that the throughput can achieve 34 Mbit/s at 10 iterations. The proposed architecture can be conveniently extended to GF such as GF(64) or GF(256). Compared with previous works, the decoder proposed in this paper has better hardware efficiency for practical applications.

读者评论 与其他读者分享你的观点

用户名:未登录
我的评分