咨询与建议

看过本文的还看了

相关文献

该作者的其他文献

文献详情 >FPGA Implementation of Ellipti... 收藏

FPGA Implementation of Elliptic-Curve Diffie Hellman Protocol

作     者:Sikandar Zulqarnain Khan Sajjad Shaukat Jamal Asher Sajid Muhammad Rashid 

作者机构:Department of Aeronautical EngineeringEstonian Aviation AcademyTartu61707Estonia Department of MathematicsCollege of ScienceKing Khalid UniversityAbha61413Saudi Arabia Department of Electrical EngineeringBahria UniversityIslamabad44000Pakistan Department of Computer EngineeringUmm Al-Qura UniversityMakkah21955Saudi Arabia 

出 版 物:《Computers, Materials & Continua》 (计算机、材料和连续体(英文))

年 卷 期:2022年第73卷第10期

页      面:1879-1894页

核心收录:

学科分类:08[工学] 0812[工学-计算机科学与技术(可授工学、理学学位)] 

基  金:We acknowledge the support of Deanship of Scientific Research at King Khalid University for funding this work under grant number R.G.P.1/399/42 

主  题:Elliptic curve cryptography point multiplication key-agreement diffie hellman area optimized architecture FPGA 

摘      要:This paper presents an efficient crypto processor architecture for key agreement using ECDH(Elliptic-curve Diffie Hellman)protocol over GF2163.The composition of our key-agreement architecture is expressed in consisting of the following:(i)Elliptic-curve Point Multiplication architecture for public key generation(DESIGN-I)and(ii)integration of DESIGN-I with two additional routing multiplexers and a controller for shared key generation(DESIGN-II).The arithmetic operators used in DESIGN-I and DESIGNII contain an adder,squarer,a multiplier and inversion.A simple shift and add multiplication method is employed to retain lower hardware ***,an essential inversion operation is operated using the Itoh-Tsujii algorithm with similar hardware resources of used squarer and multiplier *** proposed architecture is implemented in a Verilog *** implementation results are given on a Xilinx Virtex-7 FPGA(field-programmable gate array)*** DESIGN-I and DESIGN-II over GF2163,(i)the utilized Slices are 3983 and 4037,(ii)the time to compute one public key and a shared secret is 553.7μs and 1170.7μs and(iii)the consumed power is 29μW and 57μ***,the achieved area optimized and power reduced results show that the proposed ECDH architecture is a suitable alternative(to generate a shared secret)for the applications that require low hardware resources and power consumption.

读者评论 与其他读者分享你的观点

用户名:未登录
我的评分